NXP Semiconductors /LPC408x_7x /I2S /DAI

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DAI

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (8_BIT_DATA)WORDWIDTH 0 (MONO)MONO 0 (STOP)STOP 0 (RESET)RESET 0 (WS_SEL)WS_SEL 0WS_HALFPERIOD0RESERVED

WORDWIDTH=8_BIT_DATA

Description

I2S Digital Audio Input Register. Contains control bits for the I2S receive channel.

Fields

WORDWIDTH

Selects the number of bytes in data as follows:

0 (8_BIT_DATA): 8-bit data

1 (16_BIT_DATA): 16-bit data

3 (32_BIT_DATA): 32-bit data

MONO

When 1, data is of monaural format. When 0, the data is in stereo format.

STOP

When 1, disables accesses on FIFOs, places the transmit channel in mute mode.

RESET

When 1, asynchronously reset the transmit channel and FIFO.

WS_SEL

When 0, the interface is in master mode. When 1, the interface is in slave mode. See Section 34.7.2 for a summary of useful combinations for this bit with RXMODE.

WS_HALFPERIOD

Word select half period minus 1, i.e. WS 64clk period -> ws_halfperiod = 31.

RESERVED

Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.

Links

()